

HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE

<ECE >

M. Tech 1st Year 1st Semester

SESSION: 2024-2025

DAY		9.00 AM – 10.00 AM	10.00 AM – 11.00 AM	11.00 AM – 12 NOON	12 NOON – 1.00 PM	1.00 PM – 2.00 PM	2.00 PM – 3.00 PM	3.00 PM – 4.00 PM	4.00 PM – 5.00 PM	5.00 PM – 6.00 PM
MON	Gr.1	L/ECEN51 41/PS/ICT6 12	L/ECEN5102/AC/ICT612		BREAK	L/ECEN51 01/RRP/IC T612				
	Gr. 2									
TUE	Gr.1	L/ECEN51 02/AC/ICT 612	LIBRARY	L/ECEN51 31/CR/IC T612	BREAK	L/ECEN51 01/RRP/IC T612				
	Gr. 2									
WED	Gr.1	L/ECEN5141/PS/ICT612		MENTORI NG/ICT61 2	BREAK	LAB/ECEN5151/ICT601/RRP/SM				
	Gr. 2									
THU	Gr.1	L/ECEN5103/PRB/ICT61 2		BREAK	L/ECEN51 31/CR/ICT 612	LAB/ECEN5152/AC/ICT601/AD				
	Gr. 2									
FRI	Gr.1	L/ECEN51 01/RRP/IC T612	L/DIMA5116/SR/CB321		BREAK	L/ECEN51 31/CR/ICT 612				
	Gr. 2									

To be Effective from the date of commencement of First year classes

A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination.

Students should target 100% attendance



Member



HOD



Principal

HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE

<ECE >

M. Tech 1st Year 1st Semester

SESSION: 2024-2025

Faculty Details:

TA Details:

INITIALS	FULLNAME	DEPT	INITIALS	FULLNAME	DEPT
			SM	Mr. Sushanta Mandal	ECE
PRB	Prof. (Dr.) Prabir Banerjee	ECE			
PS	Prof. Pratima Shaw	ECE	AD	Mr. Arindam Das	ECE
RRP	Prof. Rajibranjan Pal	ECE			
CR	Prof.(Dr.) Chandrima Roy	ECE			
AC	Prof. .Ananya Chattopadhyay	ECE			
SR	Prof. (Dr.) Siuli Roy	IT			


To be Effective from the date of commencement of First year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination.
Students should target 100% attendance



Member



HOD



Principal

HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE

<ECE >

M. Tech 1st Year 1st Semester

SESSION: 2024-2025

COURSE STRUCTURE:

A. Theory								
Sl No	Course Type	Code	Course Title	Contact Hrs/Week				Credits
				L	T	P	Total	
1	Professional Core 1	ECENS101	Antenna and Radiating Systems	3	0	0	3	3
2	Professional Core 2	ECENS102	Wireless and Mobile Communication	3	0	0	3	3
3	Professional Elective I (Prog. Specific Professional Elective)	ECENS131	Wireless Ad Hoc and Sensor Networks	3	0	0	3	3
		ECENS132	Photonics and Optical Communication Networks					
		ECENS133	Statistical Process in Communication					
4	Professional Elective II (Prog. Specific Professional Elective)	ECENS141	Satellite Communication and applications	3	0	0	3	3
		ECENS142	Multimedia Communication					
		ECENS143	Cryptography and Network Security					
5	Mgt. Group	ECENS103	Research Methodology and IPR	2	0	0	2	2
6	Audit 1	DIMA5116	Disaster Management	2	0	0	2	0
		INCO5117	Constitution of India					
		PDLS5118	Personality Development					
		YOGA5119	Stress Management by Yoga					
		SANS5120	Sanskrit for Technical Knowledge					
Total Theory				16	0	0	16	14

B. Practical								
1	Professional lab1	ECENS151	Antenna and Radiating Systems lab	0	0	4	4	2
2	Professional lab2	ECENS152	Wireless and Mobile Communication lab	0	0	4	4	2
Total Practical				0	0	8	8	4
Total for Semester				16	0	8	24	18


**To be Effective from the date of commencement of First year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination.
Students should target 100% attendance**



Member



HOD



Principal

HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE
<ECE(VLSI)>

M. Tech 1st Year 1st Semester

SESSION: 2024-2025

DA Y		9.00 AM – 10.00 AM	10.00 AM – 11.00 AM	11.00 AM – 12 NOON	12 NOON – 1.00 PM	1.00 PM – 2.00 PM	2.00 PM – 3.00 PM	3.00 PM – 4.00 PM	4.00 PM – 5.00 PM	5.00 PM – 6.00 PM
		MON	Gr.1 Gr. 2	L/VLSI5142/ SP/ICT614	L/VLSI5142 /SP/ICT614	L/VLSI5102 /SJC/ICT61 4	L/VLSI5132 /TC/ICT614	BREAK		
TUE	Gr.1 Gr. 2	L/VLSI5132/ TC/ICT614	LIBRARY		BREAK	L/VLSI510 2/SJC/ICT 614	L/VLSI5102/S JC/ICT614			
WED	Gr.1 Gr. 2	L/VLSI5132/ TC/ICT614	L/VLSI5101 /KD/ICT614	L/VLSI5101 /KD/ICT614	BREAK	LAB/VLSI5152/AS/ICT602/AR				
THU	Gr.1 Gr. 2	L/ECEN5103/PRB/ICT612			BREAK	LAB/VLSI5151/PS/ICT602/PS				
FRI	Gr.1 Gr. 2	L/VLSI5101/ KD/ICT614	L/DIMA5116/SR/ CB321		BREAK	L/VLSI514 2/SP/ICT61 4				

**To be Effective from the date of commencement of First year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination.
Students should target 100% attendance**

Member



HOD



Principal



HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE
<ECE(VLSI)>

M. Tech 1st Year 1st Semester

SESSION: 2024-2025

Faculty Details:

TA Details:

INITIALS	FULLNAME	DEPT	INITIALS	FULLNAME	DEPT
PRB	Prof. (Dr.) Prabir Banerjee	ECE	PS	Mr. Pritam Sahu	ECE
KD	Prof. krishanu Datta	ECE	AR	Ms. Aditi Roy	ECE
SJC	Prof. Subhrajit Chakraborty	ECE			
TC	Prof. (Dr.)Tapas Chakraborty	ECE			
AS	Prof. (Dr.)Anindya Sen	ECE			
PS	Prof. Pratima Shaw	ECE			
SP	Prof.(Dr.) Srabanti Pandit	ECE			
SR	Prof. (Dr.) Siuli Roy	IT			

To be Effective from the date of commencement of First year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination.
Students should target 100% attendance

Member



HOD



Principal



HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE <ECE(VLSI) >

M. Tech 1st Year 1st Semester

SESSION: 2024-2025

COURSE STRUCTURE:

COURSE STRUCTURE IN

M.Tech. VLSI

1st. Year, Semester I

A. Theory								
Sl. No.	Course Type	Code	Course Title	Contact Hours/Week				Credits
				L	T	P	Total	
1	Professional core 1	VLSI5101	Digital VLSI IC Design	3	0	0	3	3
2	Professional core 2	VLSI5102	Embedded Systems Design	3	0	0	3	3
3	Professional Elective PE-1	VLSI5131	DSP For VLSI System	3	0	0	3	3
		VLSI5132	VLSI IC Fabrication					
4	Professional Elective PE-2	VLSI5141	CAD of Digital System	3	0	0	3	3
		VLSI5142	Modelling of VLSI Device					
5	Mgt. Group	ECEN5103	Research Methodology and IPR	2	0	0	2	2
6	Audit 1	DIMA5116	Disaster Management	2	0	0	2	0
		INCO5117	Constitution of India					
		PDL5118	Personality Development					
		YOGA5119	Stress Management by Yoga					
		SANS5120	Sanskrit for Technical Knowledge					
Total of Theory				16	0	0	16	14

B. Practical								
1	Professional Core Lab1	VLSI5151	Digital VLSI IC Design Lab	0	0	4	4	2
2	Professional Core Lab2	VLSI5152	Embedded Systems Design Lab	0	0	4	4	2
Total of Practical				0	0	8	8	4
Total of Semester				16	0	8	24	18

**To be Effective from the date of commencement of First year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination.
Students should target 100% attendance**

Member



HOD



Principal

